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I. INTRODUCTION
The remarkable improvement in the performance of CMOS circuits as a result of scaling has motivated extensive research on deep submicron MOS devices [l] , [2] . While short channel effects such as velocity saturation and threshold voltage variation become significant for dimensions below approximately 2 pm, other nonidealities manifest themselves for only very small channel lengths. In particular, the gate resistance of a short-channel device can substantially affect its performance if the transistor width is increased to attain high current drive or large transconductance. This effect becomes especially noticeable in line drivers and output buffers used in digital systems and low-noise, high-gain amplifiers employed in analog applications, all of which typically require wide MOSFETs.
Even though the overall gate resistance can be lowered through silicidation or the use of multiple gates, these remedies have certain limitations. For example, the thickness of gate silicide must scale with channel length, thereby yielding a higher sheet resistivity for shorter devices [l] . Also, increasing the number of gates (to allow nmower devices for a given total width) tends to increase the source or drain junction capacitance and degrade circuit density.
This paper describes the impact of distributed gate resistance on four aspects of the performance of deep submicron devices: cut-off frequency ( f~) , maximum frequency of oscillation (fmas), input-referred thermal noise, and time response. The primary goal is to quantify this impact with relatively simple expressions, thus allowing technologists and circuit designers to easily determine the maximum gate resistance that can be tolerated in a given application. The analyses are performed for an NMOS transistor whose gate is contacted only at one end, but the results can be readily applied to all field effect devices and structures with multiple gate contacts as well.
The next section of the paper analyzes the effect of gate resistance on f~. Sections III to V, respectively, formulate the dependence of f m a r , thermal noise, and time response on the gate resistance. Section VI summarizes the results.
II. CUT-OFF FREQUENCY
Defined as the frequency at which the short-circuit small-signal current gain of a transistor drops to unity, f~ is a measure of the speed of the intrinsic device excluding its junction parasitics. gate terminal, then it has no effect on f~ because it appears in series with an ideal current source in the f~ measurement configuration ( Fig. l(a) ). In reality, however, the gate resistance is distributed across the width of the device, resulting in the equivalent circuit shown in Fig. l(b) . Here, the transistor is decomposed into n devices, each with a width of W/n, a transconductance of g,/n, a length of L, and a gate resistance of Rg/n. The small-signal output current of the circuit is equal to
where rout and V, are expressed in the frequency domain. Equation shifts, the drain currents of the unit transistors do not add in phase and hence their vector sum may drop at a rate higher than 20 dEVdec as a function of frequency. However, the following analysis shows that for a uniformly distributed MOS structure, the current gain still drops at a rate of 20 dB/dec and f~ is therefore independent of the gate resistance.
The input network of the above circuit can be modelled as a uniform RC ladder, depicted in Fig. 2 , with unit resistance of R = R g / n and unit capacitance of C = c g / n . For small-signal operation, R and C are constant and the following equation holds:
From (1) and (2), it follows that
indicating that the current gain is independent of R,. Circuit simulations using a 32-section version of In practice, a finite gate resistance may still introduce errors in the f~ measurement. For example, the effect of pad parasitics -o f t e n cancelled by subtracting the proper Y parameters-becomes more critical as R, increases, often leading to a measured f~ lower than the actual value [3] .
MAXIMUM FREQUENCY OF OSCILLATION
The frequency at which the unilateral power gain of a device drops to unity determines the maximum frequency of an oscillator ( f m Q , ) employing that device [4] . Using various approximations, several authors have calculated fmar for MESFETs with finite gate resistance [5] , [6] . However, these approximations do not take into account the distributed nature of this resistance and may also yield inaccurate results for deep submicron MOSFETs because of the substantial overlap capacitance and low output impedance observed in such devices. In this section, we derive an exact relation for f m a r .
Consider the small-signal equivalent circuit shown in Fig. 3 . The Y parameters of this circuit are
where D = Rg(cg, + csd)s + 1. The unilateral gain, U, is equal to
which, from (5) 
Equation (11) Note that the above analysis assumes the gate resistance can be lumped into a single resistor in series with the gate terminal. For a distributed model, the mathematics becomes intractable, but it is possible to use simulations to gain more insight. To this end, for the equivalent circuit of Fig. 3 , we can perform an ac analysis in SPICE and utilize the postprocessor Nutmeg to plot U from (9) versus frequency. As the number of sections in the distributed model increases, we can see how fmaz deviates from its lumped-model value and what value it approaches as the number of sections becomes large. 
N. THERMAL NOISE
The gate resistance of a MOSFET directly contributes to the inputreferred thermal noise. For a uniformly distributed MOS structure, it is possible to find an equivalent lumped resistance that can be placed in series with the gate terminal to represent the thermal noise of the gate material. In this section, we calculate this resistance.
Consider the distributed model shown in Fig. 5(a) , where the thermal noise of each resistor is modelled as a series voltage source.
The drain noise current arises from both the gate resistance and the channel resistance. To calculate the equivalent lumped resistance, we determine the total drain noise current due to only the gate resistance and refer it back to the gate terminal of a lumped MOSFET as a voltage source (Fig. 5(b) ).
The drain noise current of M 1 resulting from the gate resistance is where v1 is the noise voltage of R I . Similarly,
where v2 is the noise voltage of R P . Thus, for transistor Mj, we have i .
3 --g m j ( v l +~+ . * . As n + CO,
which can be referred to the input as
This relation indicates that, for noise calculation purposes, the distributed structure of Fig. 5 (a) can be replaced with a single MOS device of transconductance gm and a lumped gate resistance of R,/3 ( Fig. 5(b) ). Circuit simulations with n = 32 confirm this result. In addition to utot given by (32), channel resistance of the transistor also contributes to the overall thermal noise. Therefore, the relative significance of the gate resistance can be determined by comparing R,/3 with l / g m .
V. TRANSIENT RESPONSE
The gate resistance of a MOSFET together with its gate-source and gate-drain capacitance introduces a time constant that may be significant if the device is driven by a low output impedance circuit. As a first-order approximation, this time constant is equal to R,C,,, where C; , is the average input capacitance. However, in the distributed model of Fig. 6(a) , the transistors closer to the input terminal see less gate resistance than those near the end; thus, the overall gate time constant is smaller than R,C,,. In this section, we obtain an equivalent lumped circuit (Fig. 6(b) ) that exhibits approximately the same transient response as the distributed model.
Consider the distributed circuit of Fig. 6(a) , where an infinitesimal section of the transistor has a width of dx, gate resistance of R,dx/W, input capacitance of c,dx/W, transconductance of gmdx/W, and drain current of gmV(z, s)dx/W. For this circuit, we have 
The total drain current is given by which, from ( 3 9 , is equal to (37) Equation (37) can be simplified if we assume R,c,s << 1. As l/R,c, is typically greater than 200 GHz, this assumption is valid for most circuit applications in current technology. Since for small E, c3 t a n h c M E -- Note that the error resulting from this approximation is less than 2% even for R,c,s = 1. Equation (40) indicates that the distributed circuit of Fig. 6 (a) can be modelled with the lumped circuit of Fig. 6(b) if Re, = R,/3. Circuit simulations using a 32-section version of Fig. 6 (a) confirm this result.
It follows from the above discussion that the gate resistance influences the device time response if the output impedance of the circuit preceding the device is comparable with R,/3.
It should be mentioned that the fr measurement configuration depicted in Fig. l(b) and characterized by (1) and (2) can also be described by (33) and (34) with boundary conditions I ( z = 0, s) = I,, (s) and I ( x = W, s) = 0, leading to the same conclusion as that reached in Section 11.
VI. CONCLUSION
The distributed gate resistance of wide MOS devices becomes increasingly critical as channel lengths are scaled to deep submicron dimensions. The impact of this resistance on cut-off frequency, maximum frequency of oscillation, thermal noise, and time response of field effect devices has been studied and quantified. It is shown that the cut-off frequency is independent of the gate resistance even for distributed structures. It is also demonstrated that, for f m a z calculation and thermal noise and transient analyses, the distributed gate resistance can be divided by 3 and lumped into a single resistor in series with the gate terminal.
I. INTRODUCTION
Coupled oscillators are important to approach rich dynamics from large scale circuits and systems. They can exhibit various kinds of chaos, tori, periodicities and related bifurcations [ 11- [6] . Also, they deeply relate to artificial neural systems 
